

Model Name: P420HW03.0 Open cell

Issue Date: 2013/06/18

() Preliminary Specifications

(*) Final Specifications

Customer Signature	Date	AUO	Date
Approved By		Approval By PM Director Paley Fan	
Note		Reviewed By RD Director Eugene CC Chen Reviewed By Project Leader Albert CH Chang Prepared By PM Rafael Lu	



Contents

No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	INTERFACE CONNECTIONS
	3-3	SIGNAL TIMING SPECIFICATION
	3-4	SIGNAL TIMING WAVEFORM
	3-5	COLOR INPUT DATA REFERENCE
	3-6	POWER SEQUENCE
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		PACKING
	7-1	DEFINITION OF LABEL
	7-2	PACKING METHODS
8		PRECAUTION
	8-1	MOUNTING PRECAUTIONS
	8-2	OPERATING PRECAUTIONS
	8-3	ELECTROSTATIC DISCHARGE CONTROL
	8-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	8-5	STORAGE
	8-6	HANDLING PRECAUTIONS FOR PROTECT FILM



Record of Revision

Version	Date	Page	Description
0.0	2013/06/18		First release
_			



1. General Description

This specification applies to the 42.0 inch Color TFT-LCD PID Module P420HW03 V0. This LCD module has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 42.0 inch. This module supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

The P420HW03 V0 is designed to apply the 10-bit 4 channel LVDS interface method. The main features of P420HW03 V0 are long life time, 500nits brightness, wide view angel and 10-bit color displays.

.

* General Information

Items	Specification	Unit	Note
Active Screen Size	42.02	inch	
Display Area	930.24(H) x 523.26(V)	mm	
Outline Dimension	954(H)X545(V)X1.8(D)	mm	
Driver Element	a-Si TFT active matrix		
Bezel Opening	NA	mm	
Display Colors	10bit(8 bit + FRC),1073.7M	Colors	
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.4845 (H) x 0.4845 (W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment Anti-Glare, 3H			Haze=11%
Display Orientation	Portrait/Landscape Enable		



Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vcc	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
BLU Input Voltage	VDDB	-0.3	28	V _{DC}	Note 1
BLU on/off Control Voltage	V_{BLON}	-0.3	7	V _{DC}	Note 1
BLU Brightness Control Voltage	Vdim	-0.3	7	V _{DC}	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39 $^{\circ}{\mathbb{C}}$ and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40° C or less. At temperatures greater than 40° C, the wet bulb temperature must not exceed 39° C.

Note 3: Surface temperature is measured at 50°C Dry condition





3. Electrical Specification

The P420HW03 V0 requires one power inputs. It is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

3.1 Electrical Characteristics

3.1.1: DC Characteristics

	Darameter	Cumbal		Value	Lloit	Note	
Parameter		Symbol	Min.	Тур.	Max		Unit
LCD							
Power Su	pply Input Voltage	V_{DD}	10.8	12	13.2	V_{DC}	
Power Su	pply Input Current	I_{DD}		0.45	1.2	Α	1
Inrush Cu	rrent	I _{RUSH}			4	Α	2
Permissib	le Ripple of Power Supply Input Voltage	V_{RP}		1	V _{DD} * 5%	mV_{pk-pk}	3
	Input Differential Voltage	$\mid V_{\text{ID}} \mid$	200	400	600	mV_{DC}	4
LVDS	Differential Input High Threshold Voltage	V_{TH}	+100	1	+300	mV_{DC}	4
Interface	Differential Input Low Threshold Voltage	V_{TL}	-300		-100	mV_{DC}	4
	Input Common Mode Voltage	V_{ICM}	1.1	1.25	1.4	V_{DC}	4
CMOS	Input High Threshold Voltage	V _{IH} (High)	2.7		3.3	V_{DC}	5
Interface	Input Low Threshold Voltage	V _{IL} (Low)	0		0.6	V_{DC}	5



3.1.2: AC Characteristics

Parameter		Symbol		Value	Unit	Note	
	Farametei	Symbol	Min.	Тур.	Max	Oill	Note
	Input Channel Pair Skew Margin	t _{SKEW (CP)}	-500		+500	ps	6
LVDS	Receiver Clock : Spread Spectrum Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	7
LVDS Interface	Receiver Clock : Spread Spectrum Modulation frequency	Fss	30	1	200	KHz	7
	Receiver Data Input Margin Fclk = 85 MHz	tRMG	-0.4		0.4	ns	8
	Fclk = 65 MHz		-0.5		0.5		


Note:

- 1. Test Condition:
 - (1) $V_{DD} = 12.0V$
 - (2) Fv = 60Hz
 - (3) Fclk= Max freq.
 - (4) Temperature = 25 °C
 - (5) Typ. Input current: White Pattern

Max. Input current: Heavy loading pattern defined by AUO

>> refer to "Section:3.3 Signal Timing Specification, Typical timing"


2. Measurement condition: Rising time = 400us



- 3. Test Condition:
 - (1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM.
 - (2) Under Max. Input current spec. condition.




4. $V_{ICM} = 1.25V$






- 5. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.
- 6. Input Channel Pair Skew Margin.



Note: x = 0, 1, 2, 3, 4


7. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.





8. Receiver Data Input Margin

Parameter	Symbol	Rating			Rating		Ratir		Unit	Note
Parameter	Symbol	Min	Туре	Max	Ullit	Note				
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk				
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns					
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns					
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns					
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns					
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns					
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns					
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns					



9. DCR Interface: Function Table

Ir	nput	Output
DCR_Enable	DIM_IN	DIM_OUT
High	PWM Input	DCR Dimming Out
Low	PWM Input	PWM Input
NC	NC	Keep High

Note.(9-1): During the deep duty control, partial darkness or center darkness might happen due to insufficient lamp current.

Note.(9-2): At low temperature, more warm up time may be needed.



3.2 Interface Connections

LCD connector: 187059-51221 (P-TWO, LVDS connector)

Mating connector:

PIN	Symbol	Description	PIN	Symbol	Description
1	N.C.	AUO Internal Use Only	26	GND	Ground
2	N.C.	AUO Internal Use Only	27	GND	Ground
3	N.C.	AUO Internal Use Only	28	CH2_0-	LVDS Channel 2, Signal 0-
4	N.C.	AUO Internal Use Only	29	CH2_0+	LVDS Channel 2, Signal 0+
		LVDS 8/10bit Input Selection			
5	BITSEL	Open/High(3.3V): 10bits	30	CH2_1-	LVDS Channel 2, Signal 1-
		Low(GND): 8bits			
		Panel Rotation Display Control			
6	ROTATE	High(3.3V) : Rotate Enable(default)	31	CH2_1+	LVDS Channel 2, Signal 1+
		Open/Low(GND) : Rotate Disable			
7	LVDS_SEL	Open/High(3.3V) for NS,	32	CH2_2-	LVDS Channel 2, Signal 2-
		Low(GND) for JEIDA			
		DCR PWM Dimming Signal Input			
		Duty: TBD%~100% (0~3.3V)			
8	DIM_IN	Frequency: 140~240Hz	33	CH2_2+	LVDS Channel 2, Signal 2+
		HDR PWM Dimming Signal Input			
		. Duty : TBD%~100% (0~3.3V) . Frequency : 140~240Hz			
		DCR PWM Dimming Signal Output			
9	DIM OUT	Duty: TBD%~100% (0~3.3V)	34	GND	Ground
9	DIIVI_OOT	Frequency: 180Hz	34	GIND	Ground
		DCR Function ON/OFF Selection			
		. Low(GND)/Open : Disable			
		(Bypass DIM_IN)			
10	DCR/HDR	. High(3.3V) : Enable	35	CH2_CLK-	LVDS Channel 2, Clock -
	_Enable	HDR Function ON/OFF Selection		_	
		. Low(GND)/Open : Disable			
		. High(3.3V) : Enable			
11	GND	Ground	36	CH2_CLK+	LVDS Channel 2, Clock +
12	CH1_0-	LVDS Channel 1, Signal 0-	37	GND	Ground
13	CH1_0+	LVDS Channel 1, Signal 0+	38	CH2_3-	LVDS Channel 2, Signal 3-
14	CH1_1-	LVDS Channel 1, Signal 1-	39	CH2_3+	LVDS Channel 2, Signal 3+
15	CH1_1+	LVDS Channel 1, Signal 1+	40	CH2_4-	LVDS Channel 2, Signal 4-
16	CH1_2-	LVDS Channel 1, Signal 2-	41	CH2_4+	LVDS Channel 2, Signal 4+
17	CH1_2+	LVDS Channel 1, Signal 2+	42	GND	Ground
18	GND	Ground	43	GND	Ground
19	CH1_CLK-	LVDS Channel 1, Clock -	44	GND	Ground
20	CH1_CLK+	LVDS Channel 1, Clock +	45	GND	Ground
21	GND	Ground	46	GND	Ground
22	CH1_3-	LVDS Channel 1, Signal 3-	47	N.C.	No connection
23	CH1_3+	LVDS Channel 1, Signal 3+	48	V_{DD}	Power Supply, +12V DC Regulated



P420HW03 V0 Product Specification Rev.0.0

24	CH1_4-	LVDS Channel 1, Signal 4-	49	V_{DD}	Power Supply, +12V DC Regulated
25	CH1_4+	LVDS Channel 1, Signal 4+	50	V_{DD}	Power Supply, +12V DC Regulated
			51	V_{DD}	Power Supply, +12V DC Regulated

Note: N.C.: please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).

• LCD connector: 187060-41221 (P-TWO, LVDS connector)


Mating connector:

PIN	Symbol	Description	PIN	Symbol	Description
1	N.C.	No connection	21	CH3_3+	LVDS Channel 3, Signal 3+
2	N.C.	AUO Internal Use Only	22	CH3_4-	LVDS Channel 3, Signal 4-
3	N.C.	No connection	23	CH3_4+	LVDS Channel 3, Signal 4+
4	N.C.	No connection	24	GND	Ground
5	N.C.	No connection	25	GND	Ground
6	N.C.	No connection	26	CH4_0-	LVDS Channel 4, Signal 0-
7	N.C.	AUO Internal Use Only	27	CH4_0+	LVDS Channel 4, Signal 0+
8	N.C.	No connection	28	CH4_1-	LVDS Channel 4, Signal 1-
9	GND	Ground	29	CH4_1+	LVDS Channel 4, Signal 1+
10	CH3_0-	LVDS Channel 3, Signal 0-	30	CH4_2-	LVDS Channel 4, Signal 2-
11	CH3_0+	LVDS Channel 3, Signal 0+	31	CH4_2+	LVDS Channel 4, Signal 2+
12	CH3_1-	LVDS Channel 3, Signal 1-	32	GND	Ground
13	CH3_1+	LVDS Channel 3, Signal 1+	33	CH4_CLK-	LVDS Channel 4, Clock -
14	CH3_2-	LVDS Channel 3, Signal 2-	34	CH4_CLK+	LVDS Channel 4, Clock +
15	CH3_2+	LVDS Channel 3, Signal 2+	35	GND	Ground
16	GND	Ground	36	CH4_3-	LVDS Channel 4, Signal 3-
17	CH3_CLK-	LVDS Channel 3, Clock -	37	CH4_3+	LVDS Channel 4, Signal 3+
18	CH3_CLK+	LVDS Channel 3, Clock +	38	CH4_4-	LVDS Channel 4, Signal 4-
19	GND	Ground	39	CH4_4+	LVDS Channel 4, Signal 4+
20	CH3_3-	LVDS Channel 3, Signal 3-	40	GND	Ground
			41	GND	Ground

Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High




■ LVDS Option = High/Open→NS



Note: x = 1, 2, 3, 4...

■ LVDS Option = Low→JEIDA





3.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Тур.	Max	Unit			
	Period	Tv	1090	1130	1392	Th			
Vertical Section	Active	Tdisp (v)		1080					
	Blanking	Tblk (v)	10	50	312	Th			
	Period	Th	540	540 570		Tclk			
Horizontal Section	Active	Tdisp (h)							
	Blanking	Tblk (h)	60	90	100	Tclk			
Clock	Frequency	Fclk=1/Tclk	64.8	77.29	80.74	MHz			
Vertical Frequency	Frequency	Fv	94	120	122	Hz			
Horizontal Frequency	orizontal Frequency Frequency			135.6	139.2	KHz			


Notes:

- (1) Display position is specific by the rise of DE signal only.
 Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.
- (3)If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4)The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.



3.4 Signal Timing Waveforms

1920x1080x120Hz (Single TCON_LVDS data:1, 2, 3, 4)





3.5 Color Input Data Reference


The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

COLOR DATA REFERENCE

														lr	put	Col	lor [Data	l												
	Color					RE	ΞD									GRI	EEN	I								BL	UE				
	Coloi	MS	SB							L	SB	М	SB							LS	SB	MS	SB							LS	SB
	R9 R8		R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	В8	В7	В6	B5	В4	ВЗ	B2	B1	В0	
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R											<u></u>																<u></u>			<u> </u>	
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G																														<u></u>	
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В											ļ														ļ		ļ	<u></u>		<u> </u>	ļ
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1



3.6 Power Sequence for LCD



Davasatas		I I a la		
Parameter	Min.	Type.	Max.	Unit
t1	0.4		30	ms
t2	0.1		150	ms
t3	450			ms
t4	0*1			ms
t5	0			ms
t6			*2 	ms
t7	500			ms
t8	10		50	ms
t9	0			ms

Note:

(1) t4=0 : concern for residual pattern before BLU turn off.


(2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of ϕ and θ equal to 0° .

Fig.1 presents additional information concerning the measurement equipment and method.



Parameter	Cymbol			Values		Unit	Notes	
Parameter	Symbol		Min.	Тур.	Max	O III	110162	
Contrast Ratio	CR		3200	4000			1	
Surface Luminance	1		400	500		cd/m ²	2	
(White)	L_{WH}		400	500		Cu/III	2	
Luminance Variation	$\delta_{WHITE(9P)}$	With AUO Module			1.33		3	
Response Time (G to G)	Тү			6.5		ms	4	
Color Gamut	NTSC			72		%		
Center Transmittance	Т%			5.5		%		
Color Coordinates								
Red	R _X			0.630	-Typ.+0.03			
	R_Y			0.330				
Green	G _X		Typ0.03	0.320				
	G_Y	With AUO Module		0.620				
Blue	B _X		Тур0.03	0.150				
	B _Y			0.040				
White	W _X			0.280				
	W_{Y}			0.290				
Viewing Angle							5	
x axis, right(φ=0°)	θ_{r}			89		degree		
x axis, left(φ=180°)	θι	With AUO Module		89		degree		
y axis, up(φ=90°)	θ_{u}			89		degree		
y axis, down (φ=270°)	θ_{d}			89		degree		



Note:

1. Contrast Ratio (CR) is defined mathematically as:

Contrast Ratio=
$$\frac{\text{Surface Luminance of L}_{\text{on5}}}{\text{Surface Luminance of L}_{\text{off5}}}$$

- 2. Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. L_{WH}=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance, δ WHITE is defined (center of Screen) as: $\delta_{WHITE(9P)} = Maximum(L_{on1}, L_{on2},...,L_{on9}) / Minimum(L_{on1}, L_{on2},...L_{on9})$
- 4. Response time T_{γ} is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on F_{ν} =60Hz to optimize.

Ме	asured	Target										
Response Time		0%	25%	50%	75%	100%						
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%						
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%						
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%						
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%						
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%							

 T_{γ} is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of grey(bright)" and "any level of gray(dark)".









FIG. 2 Luminance






5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3.

FIG.3 Viewing Angle





5. Open cell drawing





6. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60°C , 300hrs
2	Low temperature storage test	3	-20℃ , 300hrs
3	High temperature operation test	3	50°C , 300hrs
4	Low temperature operation test	3	-5℃, 300hrs
5	Vibration test (With carton)	1(PKG)	Random wave (1.5Grms 10~200Hz) Duration: X,Y,Z 30min per axes
6	Drop test (With carton)	1(PKG)	Height: 15.2cm (ASTMD4169-I) Surround Six flats (Front>Rear>Left>Right>Top>Bottom flat)




7 Packing

Open cell shipping label (35*7mm)



- 1. S/N Number
- 2. AUO internal use
- 3. Manufactured week
- 4. Model name


Carton Label:



CARTON NO:


/ *vvvv vvvv*

Made in XXXXXX *xxxxxxxxxxx*






Packing Process:



Box for 11pcs open cells & 12 pcs spacers



Pallet Dimension:1100*800*140 mm

8 Boxes/Pallet, after stack 8 boxes, then put EPP top cover on it.



8. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

8-1 MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

8-2 OPERATING PRECAUTIONS

- (1) The device listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (4) Brightness of CCFL depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall



be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

8-3 ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

8-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

8-5 STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

8-6 HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

8-7 Operating Condition in PID Application

- (1) If the continuous static display is required, periodically inserting a motion picture is strongly recommended.
- (2) Recommend to periodically change the background color and background image.
- (3) Recommend not to continuously operate over 20 hours a day.
- (4) Recommend to adopt one of the following actions after long time display.
 - I. Running the screen saver (motion picture or black pattern)
 - II. Power off the system for a while
- (5) Try not to run the LCD in a closed environment. Suitable venting on the system cover would be helpful for cooling.



(6) It is better to adapt active cooling with fans for long time displaying, especially for high luminance LCD model.